

**R.N.G.PATEL INSTITUTE OF TECHNOLOGY-RNGPIT**  
(An Autonomous Institute U/s UGC Act 1956)

**B.Tech. SEMESTER-II, SEMESTER END EXAMINATION – WINTER 2025**

**SUBJECT CODE: 1EL202**

**DATE: 08-01-2026**

**SUBJECT NAME: DIGITAL LOGIC DESIGN**

**TIME: 11:00 AM to 01:30 PM**

**TOTAL MARKS: 70**

**Instructions**

1. It is **compulsory** for students to write **Enrolment No. /Seat No.** on the question paper.
2. Write answers of **Section A** and **Section B** in **separate answer books**.
3. Attempt all questions from both **Section A** and **Section B**.
4. Each section carries **35 marks**, with a total of **70 marks** for the examination.
5. The figures to the right of each question indicate full marks, make suitable assumptions with justification.
6. BL - Bloom's Taxonomy Levels (R-Remember, U-Understanding, A –Application, N –Analyze, E – Evaluate, C -Create), CO - Course Outcomes.

**SECTION A**

	<b>Marks</b>	<b>BL</b>	<b>CO</b>
<b>Q.1 Multiple-Choice Questions</b>	<b>[05]</b>		
(a) Universal gates are:	<b>1</b>	<b>R</b>	<b>1</b>
(i) AND & OR			
(ii) XOR & XNOR			
(iii) NAND & NOR			
(iv) NOT & AND			
(b) A 3-to-8 decoder has how many outputs?	<b>1</b>	<b>R</b>	<b>2</b>
(i) 3			
(ii) 7			
(iii) 8			
(iv) 2			
(c) In a half adder, carry is produced when:	<b>1</b>	<b>U</b>	<b>2</b>
(i) Both inputs are 0			
(ii) Both inputs are 1			
(iii) Inputs are different			
(iv) Inputs are same			
(d) Memory elements in sequential circuits are usually:	<b>1</b>	<b>U</b>	<b>3</b>
(i) Logic gates			
(ii) Flip-flops			
(iii) Decoders			
(iv) Multiplexers			

(e) A D flip-flop is also called a: 1 R 3

- (i) Delay flip-flop                      (ii) Data flip-flop  
(iii) Both (i) & (ii)                      (iv) None of the above

**Q.2 Attempt Any Two** [10]

- (a) Prove De-Morgan's theorem. 5 E 1
- (b) Converts from one number system to another number system: 5 A 1
- (i)  $(1018)_{10} = (\text{_____})_2$   
(ii)  $(275)_8 = (\text{_____})_{10}$   
(iii)  $(FFF)_{16} = (\text{_____})_2$
- (c) Compare Digital logic families. 5 E 1

**Q.3 Attempt Any Two** [10]

- (a) Simplify the following Boolean expressions and realize using AOI gates. 5 N 2  
 $Y = \Sigma m (0,2,8,9,10,12,13,14)$
- (b) Explain full Subtractor. 5 U 2
- (c) Explain BCD to Excess 3 code converter. 5 U 2

**Q.4 Attempt Any Two** [10]

- (a) Explain S-R flip-flop. 5 U 3
- (b) Explain the Serial In Serial Out (SISO) shift register. 5 U 3
- (c) Explain 3 – bit Synchronous Up Counter. 5 A 3



- (b) What are SPLDs, CPLDs, and FPGAs? Explain in detail 5 U 5
- (c) Compare: Programmable logic array (PLA), Programmable array logic (PAL). 5 N 5

**Q.8 Attempt Any Two**

**[10]**

- (a) What is memory? Give classification and characteristic of memory. 5 R 5
- (b) Write a short note on : successive approximation A/D converter 5 A 4
- (c) What is sample and hold circuit? How it works? Explain it in detail 5 A 4

\*\*\*\*\*